



偉詮電子股份有限公司
Weltrend Semiconductor, Inc.

WT7518 / WT7518D
PC POWER SUPPLY SUPERVISOR
Data Sheet

REV. 3.00

May 05, 2004

**The information in this document is subject to change without notice.
©Weltrend Semiconductor, Inc. All Rights Reserved.**

新竹市科學工業園區工業東九路24號2樓
2F, No. 24, Industry E. 9th RD., Science-Based Industrial Park, Hsin-Chu, Taiwan
TEL:886-3-5780241 FAX:886-3-5794278.5770419
Email:support@weltrend.com.tw

GENERAL DESCRIPTION

The WT7518 series provides four or two protection circuits for over current detector (OCD), fault voltage level output and external delay control signal glitches for 14pins package.


The current detector level setting by ISn and RI pin.

FEATURES

- The Over Current Detector (OCD) monitors IS1-~IS4 input current sense.
- Fault protection (FPOB) are Open Drain Output.
- 75 ms time delay for OCD.
- 38 ms for PSONB input signal De-bounce.
- Adjustable internal signal De-glitches by DELAY pin only for 14pins package.
- Under voltage lockout with hysteresis

PIN ASSIGNMENT AND PACKAGE TYPE

Pin assignment



ORDERING INFORMATION

PACKAGE	14-Pin Plastic DIP	14-Pin Plastic SOP
	WT7518-N144WT	WT7518-S144WT
Lead-Free (Pb)	WT7518-N144WT Pb	WT7518-S144WT Pb

PACKAGE	8-Pin Plastic DIP	8-Pin Plastic SOP
	WT7518D-N080WT	WT7518D-S080WT
Lead-Free (Pb)	WT7518D-N080WT Pb	WT7518D-S080WT Pb

The Top-Side Marking would be added a dot () in the right side for lead-free package.



PIN DESCRIPTION

Pin Name	TYPE	Description
GND	P	Ground
DELAY	IO	Adjust OCD de-glitch time by connect CAP. to ground
PSONB	I	On/Off switch input
RI	I	Current sense adjust input
VS1	I	1 st over current protection sense input
IS1	I	1 st over current protection sense input
VS2	I	2 nd over current protection sense input
IS2	I	2 nd over current protection sense input
VS3	I	3 rd over current protection sense input
IS3	I	3 rd over current protection sense input
VS4	I	4 th over current protection sense input
IS4	I	4 th over current protection sense input
FPOB	O	Fault protection output pin, open drain output
VCC	P	Power supply

FUNCTION DESCRIPTION

ORDERING		UVLO	LATCH	FPL power on state
WT7518	N144/S144	4.5V/3.3V	un-latch	Low
WT7518D	N080/S080	10V/8V	un-latch	Low

ABSOLUTE MAXIMUM RATINGS

Parameter	Min.	Max.	Unit	
Supply voltage, VCC	-0.3	16	V	
Input voltage	PSONB	-0.3	7	V
	VS1, VS2, VS3, VS4	-0.3	VCC+0.3	V
	IS1, IS2, IS3, IS4	-0.3	VCC+0.3	V
Output voltage	FPOB	-0.3	VCC+0.3	V
Operating temperature	-40	125		
Storage temperature	-55	150		

*Note: Stresses above those listed may cause permanent damage to the devices

RECOMMENDED OPERATING CONDITIONS

Parameter	Conditions	Min.	Typ.	Max.	Unit
Supply voltage, VCC			12	15	V
Input voltage	PSONB			7	V
	VS1, VS2, VS3, VS4			VCC	V
	IS1, IS2, IS3, IS4			VCC	V
Output voltage	FPOB			7	V
Output sink current	FPOB			30	mA
VCC rising time		1			ms
Output current for RI	RI	10		65	uA

ELECTRICAL CHARACTERISTICS, at Ta=25° C and V_{CC}=12V
PSONB

Parameter	Condition	Min.	Typ.	Max.	Unit
Input pull-up current	PSONB= 0V		150		uA
High-level input voltage		2.0			V
Low-level input voltage				0.8	V

UNDER VOLTAGE LOCKOUT

Parameter	Condition	Min.	Typ.	Max.	Unit
Start voltage	144	4.2	4.5	4.8	V
	080	9.3	10.0	10.7	V
Min. operating voltage after turn on	144	3.0	3.3	3.6	V
	080	7.3	8.0	8.7	V

TOTAL DEVICE

Parameter	Condition	Min.	Typ.	Max.	Unit
I _{CC} Supply current	PSONB= 5V			1	mA
I _{LEAKAGE} Leakage current (FPOB)	V(FPOB) = 5V		5		uA
V _{OL} Low level output voltage (FPOB)	I _{sink} =10mA		0.3		V
	I _{sink} =30mA		0.7		
Input offset voltage of OCP comparators		-5		5	mV


SWITCHING CHARACTERISTICS

Parameter	Condition	Min.	Typ.	Max.	Unit
t _{db1} De-bounce time (PSONB)		32	38	61	ms
t _{db2} De-bounce time (PSONB)		32	38	61	ms
t _{g1} De-glitch time for OCD state active	WT7518 DELAY=47pF, note1	64	80	96	us
	WT7518D	120	150	180	us
t _{g2} De-glitch time for OCD state release	WT7518 DELAY=47pF, note1	128	160	192	us
	WT7518D	240	300	360	us
t _{delay3} Internal OCD delay time	after FPOB go low	65	75	122	ms

note1 : Please refer to Fig.1 for the relation of OCD De-glitch time and delay cap.


BLOCK DIAGRAM

144 (without latch and FPL power on state "low")





BLOCK DIAGRAM


080 (without latch and FPL power on state "low")



APPLICATION CIRCUIT



APPLICATION NOTE



When the current cross inductor raised, inductor voltage raised.
 And when inductor voltage exceeded resistor voltage, the OCP active.
 We can setup OCP point by the following equation

Let $V_R = V_L$
 $R * I_R = R_L * I_L$
 $I_R = 8 * I_{REF}$
 $R * (8 * V_{REF} / R_I) = R_L * I_L$
 $R = (R_L * I_L) / (8 * V_{REF} / R_I)$ ——— (1)






Fig.1 OCD de-glitch time vs delay cap.

APPLICATION TIMMING

For 144 – FPOB without lacth and FPL power on state “low”




For 080 – FPOB without lacth and FPL power on state “low”



MECHANICAL INFORMATION

PLASTIC DUAL-IN-LINE PACKAGE




NOTE 1 : All linear dimensions are in inches (millimeters) .

NOTE 2 : This drawing is subject to change without notice.

NOTE 3 : Falls within JEDEC MS-001

PLASTIC DUAL-IN-LINE PACKAGE




NOTE 1 : All linear dimensions are in inches (millimeters) .

NOTE 2 : This drawing is subject to change without notice.

NOTE 3 : Falls within JEDEC MS-001

PLASTIC SMALL-OUTLINE PACKAGE



NOTE 1 : All linear dimensions are in inches (millimeters) .

NOTE 2 : This drawing is subject to change without notice.

NOTE 3 : Falls within JEDEC MS-012